

FIG. 2




FIG. 3




FIG. 4




FIG. 5






FIG. 6(A)		ATION OF D. 8 MANAGEMENT P. 90	CONFIGURATION OF DATA AREA (2096 BYTES) 512 8 512 8 512 * 512 8 512 * NAMANAGEMENT PAGE 1 MANAGEMENT PAGE 2		8 512 ************************************	**************************************	8 8 ECC0 ECC1
FIG. 6(B)	CONFIGURAT		ION OF SECTOR MANAGEMENT AREA (16 BYTES) WI PROCESSING MANAGEMENT (WL ARRANGEMENT; COUNT OF ERASING)	NAGEMENT ARE, WL PROCESSING WANAGEMENT (WL. SOUNT OF ERASING)	A (16 BYTES	CECCT:	 1
FIG. 6(C)		TION OF SE	CONFIGURATION OF SECTOR MANAGEMENT AREA (SAND) WL WL WL WL WANAGEMENT MANAGEMENT MANAGEMENT (NO. OF SETTINGS)	SEMENT AREA WL. ************************************	A (SAND)	CECC1	<u> </u>
		DEFECT	DEFECT MANAGEMENT	r Table		WL PROCESSING MANAGEMENT TABLE	ING T TABLE
FIG. 7	AREA SETTING	SWAP MANAGEMENT	ALTANATIVE MANAGEMENT OFFSET	ALTANATIVE SEGMENT MANAGEMENT	RESERVE ALTANATIVE AREA MANAGEMENT	WL PROCESSING MANAGEMENT INFORMATION	AANAGEMENT
HG. /	AREA SETTING	SWAP MANAGEMENT	MANAGEMENT OFFSET	SEGMENT MANAGEMENT	ALTANATIVE AREA MANAGEMENT	WL PROCESS INFORMATION	

SWAP MANAGEMENT INFORMATION

ı		•
		• •
	ENTRY 1	ALTERNATIVE SEGMENT ADDRESS
	SEGMENT ENTRY	DEFECTIVE SEGMENT ADDRESS
	SEGMENT ENTRY 0	ALTERNATIVE SEGMENT ADDRESS
		DEFECTIVE SEGMENT ADDRESS
		8(A)

FIG. 8





RESERVE ALTERNATIVE AREA MANAGEMENT INFORMATION

WL PROCESSING MANAGEMENT INFORMATION

OFFSET n-1 OF BLOCK S	
OFFSET 0: NO. OF OFFSET 1: NO. OF BLOCK SHIFTS	
OFFSET 0: NO. OF BLOCK SHIFTS	
FIG. 8(D)	,

OFFSET n-1: NO. OF BLOCK SHIFTS	
0: NO. OF OFFSET 1: NO. OF SHIFTS BLOCK SHIFTS	
O: NO. OF SHIFTS	

FIG. 9(A) FIG. 9(B) FIG. 9(C)




FIG. 10





FIG. 11

CONFIGURATION OF WORK RAM (3072 BYTES)






FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19





FIG. 20









FIG. 21

FIG. 22








END END END S DATA TRANSFER DATA TRANSFER CLOCK READY /MRES HIGH TRANSFER POSSIBLE TRANSFER COMPLETED ပ္သ <u>임</u> 1ST ACCESS FLASH→BUFFER 0 1ST ACCESS FLASH→BUFFER 0 READ COMMAND ADDRESS (SA') PREAD COMMAND ADDRESS (SA) ADDRESS TRANSLATION /MRES SIGNAL LOW READY PRE SIGNAL LOW EDGE FLASH START SECTION (START) START MANAGING START SECTION BUFFER 0 (START) BUFFER 1 (START) EXTERNAL DEVICE 1/F CONTROL SECTION

24 / 27

FIG. 25






FIG. 28(A)




FIG. 28(B)




FIG. 29

